CLAIMS

What is claimed is:

1	1. An apparatus comprising:
2	an initialization storage to initialize a chipset in a secure environment for an
3	isolated execution mode, the secure environment having a plurality of executive entities
4	and being associated with an isolated memory area accessible by at least one processor,
5	the at least one processor having a plurality of threads and operating in one of a normal
6	execution mode and the isolated execution mode, the executive entities including a
7	processor executive (PE) handler; and
8	a PE handler storage to store PE handler data corresponding to the PE handler,
9	the PE handler data including a PE handler image to be loaded into the isolated memory
0	area after the chipset is initialized, the loaded PE handler image corresponding to the
1	PE handler.
1	2. The apparatus of claim 1 further comprises:
2	a thread count storage to store a thread count indicating number of threads
3	currently initialized for operation in the isolated execution mode;
4	a thread count updater coupled to the thread count storage to update the thread
5	count;
6	a mode storage to store a chipset mode indicating a mode of operation of the
7	chipset; and
8	a mode write circuit coupled to the mode storage to write the chipset mode to
9	the mode storage.
1	3. The apparatus of claim 2 further comprising:
2	an identifier log storage to store cryptographic identifiers of the executive
3	entities loaded into the isolated execution mode, the cryptographic identifiers being
4	read only when in lock;
5	a log lock storage to store a lock pattern indicating the identifiers in lock; and
6	a lock circuit coupled to the identifier log storage and the log lock storage to

lock the identifiers based on the lock pattern.

9.

count reaches a thread limit.

1

2

3

1	4. The apparatus of claim 3 further comprising:
2	a platform key storage to store a platform key used in handling the executive
3	entities; and
4	a scratch storage to store isolated settings used to configure the isolated
5	execution mode.
1	5. The apparatus of claim 4 wherein the executive entities further include a
2	processor executive (PE) and an operating system executive (OSE).
1	6. The apparatus of claim 5 wherein the chipset mode is one of an
2	initialization waiting mode to indicate the chipset is waiting for initialization, a PE
3	initialization in-progress mode to indicate the PE is being executed, a PE initialization
4	completion mode to indicate the PE is completed, an OSE loaded mode to indicate the
5	OSE has been loaded, a closing mode to indicate the isolated execution mode is closed,
6	and a failure mode to indicate a failure.
1	7. The apparatus of claim 6 wherein the initialization storage returns an
2	updated thread count when the chipset mode does not represent the failure mode and to
3	return a current thread count when the chipset mode represents the failure mode, the
4	updated thread count being one of an incremented thread count and a decremented
5	thread count.
1	8. The apparatus of claim 7 wherein the initialization storage comprises:
2	an enrollment storage to return the incremented thread count when one of the
3	threads enrolls in the isolated execution mode; and
4	a withdrawal storage to return the decremented thread count when one of the
5	enrolled threads withdraws from the isolated execution mode.

chipset mode corresponding to a failure mode into the mode storage when the thread

The apparatus of claim 8 wherein the mode write circuit writes the

2

3

1

2

3

4

5

6

7

8

9

10

11

1	10.	The apparatus of claim 1 wherein the PE handler data further include a
2	cryptographic	PE handler identifier, a PE handler size, and a PE handler address.

- 1 11. The apparatus of claim 6 wherein the PE handler storage is a read-only memory.
- 1 12. The apparatus of claim 6 wherein the platform key is returned when the platform key storage is read in the initialization waiting mode.
- 1 13. The apparatus of claim 12 wherein the platform key is programmed to a random value.
- 1 14. The apparatus of claim 13 further comprising:
- 2 a status storage to store a status value of an isolated unlock pin used in setting 3 platform settings.
 - 15. The apparatus of claim 4 wherein the isolated settings include an isolated base value, an isolated length value, and a processor executive entry address, the isolated base and length values defining the isolated memory area.

16. A method comprising:

initializing a chipset in a secure environment for an isolated execution mode by an initialization storage, the secure environment having a plurality of executive entities and being associated with an isolated memory area accessible by at least one processor, the at least one processor having a plurality of threads and operating in one of a normal execution mode and the isolated execution mode, the executive entities including a processor executive (PE) handler; and

storing PE handler data corresponding to the PE handler in a PE handler storage, the PE handler data including a PE handler image to be loaded into the isolated memory area after the chipset is initialized, the loaded PE handler image corresponding to the PE handler.

6


1

1	17. The method of claim 16 further comprises:
2	storing a thread count in a thread count storage indicating number of threads
3	currently initialized for operation in the isolated execution mode;
4	updating the thread count when the initialization storage is accessed;
5	storing a chipset mode indicating a mode of operation of the chipset in a mode
6	storage; and
7	writing the chipset mode into the mode storage.
1	18. The method of claim 17 further comprising:
2	storing cryptographic identifiers of the executive entities loaded into the isolated
3	execution mode, the identifiers being read only when in lock;
4	storing a lock pattern indicating the identifiers in lock; and
5	locking the identifiers based on the lock pattern.
1	19. The method of claim 18 further comprising:
2	storing a platform key used in handling the executive entities in a platform key
3	storage; and
4	storing isolated settings used to configure the isolated execution mode.
1	20. The method of claim 19 wherein the executive entities further include a
2	processor executive (PE) and an operating system executive (OSE).
1	21. The method of claim 20 wherein the chipset mode is one of an
2	initialization waiting mode to indicate the chipset is waiting for initialization, a PE
3	initialization in-progress mode to indicate the PE is being executed, a PE initialization
4	completion mode to indicate the PE is completed, an OSE loaded mode to indicate the

22. The method of claim 21 wherein initializing the chipset comprises

OSE has been loaded, a closing mode to indicate the isolated execution mode is closed,

and a failure mode to indicate a failure.



2	returning an updated thread count when the chipset mode does not represent the
3	failure mode, the updated thread count being one of an incremented thread count and a
4	decremented thread count; and
5	returning a current thread count when the chipset mode represents the failure
6	mode.

- 1 23. The method of claim 22 wherein initializing the chipset further 2 comprises:
- returning the incremented thread count when one of the threads enrolls in the isolated execution mode; and
- returning the decremented thread count when one of the enrolled threads withdraws from the isolated execution mode.
- 1 24. The method of claim 23 wherein writing the chipset mode comprises 2 writing the chipset mode corresponding to a failure mode when the thread count reaches 3 a thread limit.
- 1 25. The method of claim 16 wherein the PE handler data further include a 2 PE handler identifier, a PE handler size, and a PE handler address.
- 1 26. The method of claim 21 wherein the PE handler storage is read-only 2 memory.
- 1 27. The method of claim 21 wherein the platform key is returned when the platform key storage is read in the initialization waiting mode.
- 1 28. The method of claim 27 wherein the platform key is programmed to a 2 random value.
- 1 29. The method of claim 28 further comprising:
- 2 storing a status value of an isolated unlock pin used to unlock and allow
- 3 platform setting.

30.	The method of claim 19 wherein the isolated settings include an isolated
base value, an	isolated length value, and a processor executive entry address, the
isolated base	and length values defining the isolated memory area.

31. A computer program product comprising:

a machine useable medium having computer program code embedded therein, the computer program product having:

computer readable program code for initializing a chipset in a secure environment for an isolated execution mode by an initialization storage, the secure environment having a plurality of executive entities and being associated with an isolated memory area accessible by at least one processor, the at least one processor having a plurality of threads and operating in one of a normal execution mode and the isolated execution mode, the executive entities including a processor executive (PE) handler; and

computer readable program code for storing PE handler data corresponding to the PE handler in a PE handler storage, the PE handler data including a PE handler image to be loaded into the isolated memory area after the chipset is initialized, the loaded PE handler image corresponding to the PE handler.

32. The computer program product of claim 31 further comprises:

computer readable program code for storing a thread count in a thread count storage indicating number of threads currently initialized for operation in the isolated execution mode;

computer readable program code for updating the thread count when the initialization storage is accessed;

computer readable program code for storing a chipset mode indicating a mode of operation of the chipset in a mode storage; and

computer readable program code for writing the chipset mode into the mode storage.

33. The computer program product of claim 32 further comprising:

8

1

2

3

4

5

6

7

computer readable program code for storing cryptographic identifiers of the
executive entities loaded into the isolated execution mode, the identifiers being read
only when in lock;
computer readable program code for storing a lock pattern indicating the
identifiers in lock; and
computer readable program code for locking the identifiers based on the lock

pattern.

- 1 34. The computer program product of claim 33 further comprising:
 2 computer readable program code for storing a platform key used in handling the
 3 executive entities in a platform key storage; and
 4 computer readable program code for storing isolated settings used to configure
 5 the isolated execution mode.
- 1 35. The computer program product of claim 34 wherein the executive 2 entities further include a processor executive (PE) and an operating system executive 3 (OSE).
- The computer program product of claim 35 wherein the chipset mode is one of an initialization waiting mode to indicate the chipset is waiting for initialization, a PE initialization in-progress mode to indicate the PE is being executed, a PE initialization completion mode to indicate the PE is completed, an OSE loaded mode to indicate the OSE has been loaded, a closing mode to indicate the isolated execution mode is closed, and a failure mode to indicate a failure.
 - 37. The computer program product of claim 36 wherein the computer readable program code for initializing the chipset comprises computer readable program code for returning an updated thread count when the chipset mode does not represent the failure mode, the updated thread count being one of an incremented thread count and a decremented thread count; and computer readable program code for returning a current thread count when the

chipset mode represents the failure mode.

3

1	38. The computer program product of claim 37 wherein the computer
2	readable program code for initializing the chipset further comprises:
3	computer readable program code for returning the incremented thread count
4	when one of the threads enrolls in the isolated execution mode; and
5	computer readable program code for returning the decremented thread count
6	when one of the enrolled threads withdraws from the isolated execution mode.
1	39. The computer program product of claim 38 wherein the computer
2	readable program code for writing the chipset mode comprises computer readable
3	program code for writing the chipset mode corresponding to a failure mode when the
4	thread count reaches a thread limit.
1	40. The computer program product of claim 31 wherein the PE handler data
2	further include a PE handler cryptographic identifier, a PE handler size, and a PE
3	handler address.
1	41. The computer program product of claim 36 wherein the PE handler
2	storage is a read-only memory.
1	42. The computer program product of claim 36 wherein the platform key is
2	returned when the platform key storage is read in the initialization waiting mode.
1	43. The computer program product of claim 42 wherein the platform key is
2	programmed to a random value.
1	44. The computer program product of claim 43 further comprising:

pin used to unlock and allow platform settings.

computer readable program code for storing a status value of an isolated unlock

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

1

4 5

6

7

1



45	The computer program product of claim 34 wherein the isolated settings
include an	isolated base value, an isolated length value, and a processor executive entry
address, th	e isolated base and length values defining the isolated memory area.

46. A system comprising:

at least one processor having a plurality of threads and operating in one of a normal execution mode and an isolated execution mode;

a memory having an isolated memory area accessible to the at least one processor in the isolated execution mode; and

a chipset circuit coupled to the at least one processor and the memory comprising:

an initialization storage to initialize a chipset in a secure environment for the isolated execution mode, the secure environment having a plurality of executive entities and being associated with the isolated memory area, the executive entities including a processor executive (PE) handler, and

a PE handler storage to store PE handler data corresponding to the PE handler, the PE handler data including a PE handler image to be loaded into the isolated memory area after the chipset is initialized, the loaded PE handler image corresponding to the PE handler.

- 47. The system of claim 46 wherein the chipset circuit further comprises:
- a thread count storage to store a thread count indicating number of threads currently operating in the isolated execution mode,
 - a thread count updater coupled to the thread count storage to update the thread count when the initialization storage is accessed;
 - a mode storage to store a chipset mode indicating a mode of operation of the chipset; and
- a mode write circuit coupled to the mode storage to write the chipset mode into the mode storage.
 - 48. The system of claim 47 wherein the chipset circuit further comprises:

6

7

1

2

3

4

5

1

2

3

4

5

6

an identifier log storage to store cryptographic identifiers of the executive
entities operating in the isolated execution mode, the identifiers being read only when
in lock;

a log lock storage to store a lock pattern indicating the identifiers in lock; and a lock circuit coupled to the identifier log storage and the log lock storage to lock the identifiers based on the lock pattern.

- 49. The system of claim 48 wherein the chipset circuit further comprises: a platform key storage to store a platform key used in handling the executive entities; and
 - a scratch storage to store isolated settings used to configure the isolated execution mode.
- 1 50. The system of claim 49 wherein the executive entities further include a 2 processor executive (PE) and an operating system executive (OSE).
 - 51. The system of claim 50 wherein the chipset mode is one of an initialization waiting mode to indicate the chipset is waiting for initialization, a PE initialization in-progress mode to indicate the PE is being executed, a PE initialization completion mode to indicate the PE is completed, an OSE loaded mode to indicate the OSE has been loaded, a closing mode to indicate the isolated execution mode is closed, and a failure mode to indicate a failure.
- The system of claim 51 wherein the initialization storage returns an updated thread count when the chipset mode does not represent the failure mode and to return a current thread count when the chipset mode represents the failure mode, the updated thread count being one of an incremented thread count and a decremented thread count.
- 1 53. The system of claim 52 wherein the initialization storage comprises: 2 an enrollment storage to return the incremented thread count when one of the 3 threads enrolls in the isolated execution mode; and

5





- a withdrawal storage to return the decremented thread count when one of the enrolled threads withdraws from the isolated execution mode.
- The system of claim 53 wherein the mode write circuit writes the chipset mode corresponding to a failure mode into the mode storage when the thread count reaches a thread limit.
- The system of claim 46 wherein the PE handler data further include a PE handler cryptographic identifier, a PE handler size, and a PE handler address.
- 1 56. The system of claim 51 wherein the PE handler storage is a non-volatile memory.
- 1 57. The system of claim 51 wherein the platform key is returned when the platform key storage is read in the initialization waiting mode.
- The system of claim 57 wherein the platform key is programmed to a random value.
- 1 59. The system of claim 58 wherein the chipset circuit further comprises: 2 a status storage to store a status value of an isolated unlock pin used to unlock 3 and allow platform settings.
- 1 60. The system of claim 49 wherein the isolated settings include an isolated 2 base value, an isolated length value, and a processor executive entry address, the 3 isolated base and length values defining the isolated memory area.